ENETBFULL=0
Trace Control Register
Reserved | These bits are read as 0000000000000000000000000000000. The write value should be 0000000000000000000000000000000. |
ENETBFULL | Enable bit for halt request by ETB full 0 (0): ETB full does not cause CPU halt 1 (1): ETB full cause CPU halt |